

EU HORIZON 2022 FOCUSING

IPC ERFA November 21, 2024

European Health and Digital Executive Agency (HaDEA)

[Home](#) | [About](#) | [Calls for proposals](#) | [Calls for tenders](#) | [Events](#) | [News](#) | [Programmes](#) ▾

European Commission > HaDEA > Programmes > Horizon Europe > Space

Horizon Europe - Space

Boosting the EU's strategic autonomy by supporting technology and research activities in the space domain

Under Horizon Europe Cluster 4 – Space, HaDEA is funding projects that prepare future evolutions of the "EU Space Programme" components (focus on Copernicus and SST) or foster the EU space sector's competitiveness at large, re-inforce its independent capacity to access space or secure its autonomy of supply for critical technologies and equipment.

Full eurOpean hdi pCb and assembly sUpply chain for Space and INdustrial seGments

Fact Sheet

FOCUSING

Project description



Ultra HDI printed circuit board for new satellites

Driven by the miniaturisation of semiconductor packaging, printed circuit boards (PCBs) quickly followed suit, leading to the development of high-density interconnect (HDI) designs. HDI PCB technology and advanced assemblies are crucial for space projects to benefit from the ever-increasing complexity and functionality of modern integrated circuits such as digital signal processors, field programmable gate arrays and other complex devices. This trend is highlighted by the emergence of the system-in-package (SiP) method for space applications. Considering the pivotal role of HDI PCB designs in the satellite sector, the EU-funded FOCUSING project aims to develop cutting-edge electronic devices employing HDI technology across the full European supply chain, from material manufacturing to PCB delivery. The aim is to significantly improve the performance of space equipment.

[Show the project objective](#)

Project Information

FOCUSING

Grant agreement ID: 101082236

DOI

[10.3030/101082236](https://doi.org/10.3030/101082236)

EC signature date

10 October 2022

Start date

1 December 2022

End date

30 November 2025

Funded under

Digital, Industry and Space

Total cost

€ 2 712 954,75

EU contribution

€ 2 712 954,25



Coordinated by

IMT SRL

Italy

Fields of science

[engineering and technology](#) > [mechanical engineering](#) > [vehicle engineering](#) > [aerospace engineering](#) > [satellite technology](#)



HORIZON EUROPE - 2022

FULL EUROPEAN HDI PCB AND ASSEMBLY SUPPLY CHAIN FOR
SPACE AND INDUSTRIAL SEGMENTS (FOCUSING)





Overview

→ TV1: Embedded SiP for Power Supply




→ TV2: Build-up substrate for SiP


→ 6-N-6 / RG740-Core Megtron 6



→ DEMO 1: Digital SiP



→ DEMO 2: Digital SiP on PCB HDI mother



→ TV3: Build-up substrate for SiP

→ 6-N-6 / RG740M-Core MEGTRON 7N



→ TV4: HDI PCB mother Board

→ 6-N-6 MEGTRON 6




→ DEMO 3: RF SiP



→ DEMO 4: RF SiP on PCB HDI mother Board



ECSS-Q-ST-70-60C test flow for PCB






Example of test plan at HYTEK

| Focusing TV4 - 2402a-c | | | |
|---|---|--|------------|
| 2402a Group 1 test according to ECSS-Q-ST-70-60C | | | |
| Test Step | | | Remarks |
| Incoming inspection | Microscopy | | |
| Cleanliness §9.3.6 | Cleanliness test | | |
| Visual inspection §9.3.1 and §9.3.2 | Visual inspection - general and qualitative aspects | | |
| Dimensional verification §9.3.3.1 | Visual inspection for dimensional verification | | |
| Warp test §9.3.3.2 | Warp test | | |
| Twist test §9.3.3.3 | Twist test | | |
| Impedance test §9.3.4 | | | No coupons |
| 2402a Group 2 test according to ECSS-Q-ST-70-60C | | | |
| Peel Strength test §9.4.2 | Compliance with §9.4.2.k | | |
| Coating adhesion §9.4.5 | Tape test | | |
| Thermal analysis §9.4.8 | TMA test | | |
| Solderability test §9.4.11 | | | |
| 2402a Group 3 test according to ECSS-Q-ST-70-60C §9.5 | | | |
| Pre-conditioning / baking §9.2.2 | 120°C / min 8 hours | | |
| Rework simulation test §9.5.4 | 4 PTH holes or pads covering via holes | | |
| Microsectioning | Prepare for microsec. | | |
| Evaluation | | | |
| Solder bath float §9.5.3 | Float it for 10 s in a solder bath for 288°C x3 | | |
| Microsectioning | Prepare for microsec. | | |
| Evaluation | | | |
| As is | Area similar to part used for Solder bath float | | |
| Microsectioning | Prepare for microsec. | | |
| Evaluation | Moulding of items | | |
| Interconnect stress test §9.5.5 | | | |
| 2402b Group 4 test according to ECSS-Q-ST-70-60C §9.6 | | | |
| Pre-conditioning / baking §9.2.2 | 120°C / min 8 hours | | |
| Insulation Resistance test §9.6.3 | | | |
| Dielectric withstandning §9.6.4 | | | |
| Reflow simulation §9.8.3 | Vapour phase reflow. 230 °C x2 | | |
| Rework simulation test §9.5.4 PTH | 350°C 10 x | | |
| Rework simulation test SMD | Hot Air 245°C 2 x | | |
| Thermal cycling §9.8.4 | Temp. -55 to +100°C at max. 10°C/min. 500 cycles | | |
| Insulation Resistance test §9.6.3 | | | |
| Dielectric withstandning §9.6.4 | | | |
| Peel Strength Test §9.4.2 | | | |
| Microsectioning 250 Cycles | Prepare for microsec. | | |
| Microsectioning 500 Cycles | Prepare for microsec. | | |
| Evaluation | | | |



TV1 Embedded components substrate

Test results ECSS-Q-ST-70-60C Group 1 (Example)




| Test definition | ECSS-Q-ST-70-60C | Results | Report |
|-----------------------|------------------|------------|--------|
| Group 1 - Cleanliness | §9.3.6 | Compliance | 2415a |

Tested according to ECSS-Q-ST-70-60C §9.3.6 / IPC TM650 – 2.3.25.1

Conclusion:

The test result show measurement below $1,56\mu\text{g NaCl eq /cm}^2$, and is in compliance with ECSS-Q-ST-70-60C §9.3.6



| Test definition | ECSS-Q-ST-70-60C | Results | Report |
|------------------------------------|------------------|---------------------|--------|
| Group 1 - Visual inspection | §9.3.1/2 | Compliance | 2415b |
| Group 1 - Dimensional verification | §9.3.3 | Have to be verified | 2415b |

Group 1 Visual inspection - general and qualitative aspects §9.3.1 and §9.3.2

Conclusion:

Compliance with ECSS-Q-ST-70-60C.

Group 1 - Visual inspection for dimensional verification §9.3.3

Conclusion:

Patterns measured – have to be verified according to procurement specification.

| Test definition | ECSS-Q-ST-70-60C | Results | Report |
|-----------------|------------------|------------|--------|
| Group 1 - Warp | §9.3.3.2 | Compliance | 2415c |
| Group 1 - Twist | §9.3.3.3 | Compliance | 2415c |

Conclusion:

Group 1 Warp test show **Compliance** with ECSS-Q-ST-70-60C §9.3.3.2.h + note 1


Group 1 Twist test show **Compliance** with ECSS-Q-ST-70-60C §9.3.3.3.h + note 1




TV1 Embedded components substrate

Test results ECSS-Q-ST-70-60C Group 1 (Example)

Cleanliness




Dimensions





TV1 Embedded components substrate

Test results ECSS-Q-ST-70-60C Group 2 (Example)

Peel strength



TMA (CTE/TG)





TV1 Embedded components substrate


Test results ECSS-Q-ST-70-60C Group 3 (Example)

| Test definition | ECSS-Q-ST-70-60C | Results | Report |
|--|------------------|------------|--------|
| Group 3 – Interconnect stress test (IST) | §9.5.5 | Compliance | PWB |

Conclusion:

Interconnect stress test (IST) showed compliance on all configurations.

| Coupon # | Configuration drawing | Configuration | Quantity | PWB No, | SOMACIS | | S1 and S3 circuit 400c @ 150°C | S2 circuit 400c @ 190°C | S2 circuit 1000c @ 190°C | Type of defect |
|----------------------|-----------------------|---------------|----------|---------|---------|-----|-----------------------------------|----------------------------|-----------------------------|----------------|
| | | | | | DC | Lot | | | | |
| SLX10417A (1000c) | | 1 c 1 | 3 | 1_1 | 24_11 | 1-1 | Pass | Pass | Pass | |
| | | | | 1_2 | 24_11 | 1-2 | Pass | Pass | Pass | |
| | | | | 1_3 | 24_11 | 1-3 | Pass | Pass | Pass | |







TV1 Embedded components substrate

Test results ECSS-Q-ST-70-60C Group 4 (Example)

Microsectioning









X-ray





TV2 Digital SiP





BGA 40 X 40 mm 1932 I/O
Pitch 1 mm
Flip Chip 10 X 10 mm 2116 I/O
Pitch 0.2 mm



TV2 Digital SiP substrate


Test results ECSS-Q-ST-70-60C Group 4 (TC250)





TV2 Digital SiP substrate




Test results ECSS-Q-ST-70-60C Group 4 (TC500)





TV2 Digital SiP

Test results ESCC-2566000 (TC500)







TV2 Digital SiP

Test results ESCC-2566000 (TC500)


Microscopy



ESEM




TV4 PCB





TV4 PCB



Test results ECSS-Q-ST-70-60C Group 4 (Cu Coin after TC500)







TV4 PCB

Test results ECSS-Q-ST-70-60C Group 4 (TC500)





TV2 next gen



BGA 40 X 40 mm **1932** I/O
Pitch 1 mm
Flip Chip 25 X 25 mm **25921** I/O
Pitch 0.2 mm



Questions